Dotfive
Structure de mise en forme 2 colonnes

The scientific aspects of the DOTFIVE project are tackled by the work packages (WPs) 1 to 5 during a period of 36 months.

Document sans titre

0

 

WP1 is dedicated to “TCAD & physics-based predictive modeling” using Technology Computer Aided Design (TCAD) tools, which allow the simulation of processing steps and electrical characteristics of devices.
WP1 will support continuously the technology development in WP2 and WP3 by, e.g., assessing the achievable performance limits, identifying the critical limitations, and exploring new device concepts and architectures. WP1 will investigate the ultimate limits of SiGe HBT technology in terms of device performance, transport limits, quantum effects, and safe operation area limitations.
Partners involved: UN, ST SA, IMEC, IMS, BU, GWT

---------------------------------------------------------------------------------------

WP2 is dedicated to “evolutionary SiGe HBT technology”. The work in WP2 will be based on state-of-the-art double-polysilicon self-aligned HBT architecture with selectively deposited SiGeC base. The objective of WP2 is to improve the performance of this technology towards the demanding DOTFIVE targets, such as 500 GHz maximum oscillation frequency and 2.5 ps gate delay.
Partners involved: ST SA, ST SAS, IFX

---------------------------------------------------------------------------------------

WP3 is dedicated to “advanced and novel SiGe HBT process modules and architectures”. Next to the evolutionary scaling of self-aligned selective epitaxial base HBTs in WP2, advanced and possibly revolutionary process modules are further developed and characterized in WP3.  Focus is on the development of device architectures that have shown promising initial results.
Partners involved: IMEC, IHP

---------------------------------------------------------------------------------------

WP4 is dedicated to “compact modeling and device characterization”. This work package is in charge of setting up the methodology to accurately characterize transistors and to provide models that are valid and usable for circuit design all the way to 500 GHz.
Partners involved: ST SA, IFX, TUD, UN, UPS, XMOD, GWT

---------------------------------------------------------------------------------------

WP5 is dedicated to “application and technology benchmarking”. The objective of the work package is to direct the advanced process development and modeling (WP1,2,3) towards the next-generation of mmWave and THz applications through benchmarking and verifiable prototyping.
Partners involved: IFX, IMS, UoS, JKU, UoW

---------------------------------------------------------------------------------------

WP6 is dedicated to the training and dissemination of the DOTFIVE results.
Partners involved: IMEC, ALMA, IFX, IHP, IMS, XMOD

---------------------------------------------------------------------------------------

WP7 is dedicated to the management of the project
Partners involved: ST SA, ALMA

To top